Comparison and evaluation for power and delay of three-dimensional topology structure
ZHOU Lei, WU Ning, GE Fen
1.College of Information and Technology, Nanjing University of Aeronautics and Astronautic, Nanjing 210016, China;2.College of Information Engineering, Yangzhou University, Yangzhou 225009, China
[1]BENINI L,DE MICHELI G. Networks on chips:a new SoC paradigm[J]. IEEE Computer Magazine,2002,35(1):70-78.
[2]BANERJEE N, VELLANKI P, CHATHA K S. A power and performance model for network-on-chip architectures[C]//Proceedings of Design, Automation and Test in Europe Conference and Exhibition. Wahsington,D.C.,USA:2004,2:21250-1255.